

--Next, a plan view of the COP type DRAM cell will be shown in Fig. 2. Gate electrodes 51a to 51d of selection transistors 56a to 56g are arranged in parallel. Bit lines 53a to 53c connected to the diffusion layers of these selection transistors 56a to 56g by bit 52 are arranged orthogonal to the gate electrode 51 a to 51d. Th diffusion of the selection transistors 56a to 56g are provided with node contacts 54a to 54d connected to (not illustrated) capacitors. A sectional view taken along a A-A' of the figure is given in Fig. 3, and a sectional view taken along a line B-B' of the figure is given in Fig. 17. As seen from these sectional views, the node contacts 54a to 54d are "middle takeout contacts" using "pad-equipped" plugs. This DRAM is a COB type in which a bit line is a buried in the inter-layer insulating film between a selection transistor STr and a capacitor CAP. Further, the sectional view of Fig. 17 shows also a DRAM cell portion and a partial peripheral circuit.--

--Next, a simple explanation will be made of the method of manufacture of the COB type DRAM cell shown in Fig. 17 of a second related art by referring to Fig. 4 to Fig. 17. First, as shown in Fig. 4, an element isolation oxide film 120 is formed on a P type silicon substrate in which an N well and a P well are formed so to perform element isolation, then a (not illustrated) gate insulating film is formed by a thermal oxidation method, polysilicon 131a and tungsten silicide 131b are laminated, then patterning is carried out to form a gate electrode 131. Ion implantation is carried out by using this gate electrode 131 as a mask to form a lightly doped drain (LLD) 101.--

NE Please replace the paragraph beginning on page 19, line 14, with the following rewritten paragraph:

Q4 --To achieve the first object, in the semiconductor device, a conductive layer pattern is formed on a substrate and a inter-layer insulating film covering this conductive layer pattern is formed on the substrate. A first connection hole is formed in an upper layer of the inter-layer insulating film above the conductive layer pattern. Further, in this inter-layer insulating film, a second connection hole which reached the conductive layer pattern from the bottom portion of the first connection hole and has a smaller diameter than that of the first connection hole is formed. Further, a conductive plug is formed with the interior of the first connection hole and the second connection hole filled.-

Q5 Please replace the paragraph beginning on page 11, line 6, with the following rewritten paragraph:

Q4 --In the semiconductor device, the diameter of the connection hole formed in the upper portion is made larger than the second connection hole, and the conductive plug is formed in the first and second connection holes so as to fill them. Therefore, the diameter of the upper portion of this plug becomes larger then the diameter of the second connection hole.--



96

Please replace the paragraph beginning on page 20, line 12, with the following rewritten paragraph:

79

Please replace the paragraph beginning on page 22, line 21, with the following rewritten paragraph:

99



11

Please replace the paragraph beginning on page 28, line 3, with the following rewritten paragraph:

CP/2006-069330